

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. BOX 1430

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	COMPANY
10/602,570	06/24/2003	Mikhail I. Grinchuk	01-1060/L13.12-0207	CONFIRMATION NO. 1724
7590 02/24/2005 Leo J. Peters LSI LOGIC CORPORATION			EXAMINER LIN, SUN J	
1551 McCarthy Boulevard Milpitas, CA 95035			ART UNIT 2825	PAPER NUMBER

DATE MAILED: 02/24/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
Office Astica Communication	10/602,570	GRINCHUK ET AL.				
Office Action Summary	Examiner	Art Unit				
	Sun J. Lin	2825				
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet w	with the correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provision of 3T CPH: after SIX (6) MONTHS from the mailing date of this communication. If the period for reply specified above is sest than thy (20) days, a rep. If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or contended period for reply with the sate of the state of the property of the state of the sta	136(a). In no event, however, may a ly within the statutory minimum of thi will apply and will expire SIX (6) MO	reply be timely filed  inty (30) days will be considered timely.  NTHS from the mailting date of this companies to a				
Status						
1) Responsive to communication(s) filed on 24 J	une 2003.					
2a) ☐ This action is FINAL. 2b) ☒ This action is non-final						
<ol> <li>Since this application is in condition for allowa</li> </ol>	nce except for formal mat	ters, prosecution as to the ments is				
closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D	D. 11, 453 O.G. 213.				
Disposition of Claims						
4) Claim(s) 1-22 is/are pending in the application		*				
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) 1.12 and 13 is/are rejected.						
7) Claim(s) <u>2-11 and 14-22</u> is/are objected to.						
8) Claim(s) are subject to restriction and/o	r election requirement.					
Application Papers						
9) The specification is objected to by the Examine						
10) The drawing(s) filed on 10 October 2003 is/are:	. a)⊠ accepted or b)□ el					
10) ☐ The drawing(s) filed on 10 October 2003 is/are: a) ☐ accepted or b) ☐ objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
riority under 35 U.S.C. § 119		10 102.				
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  a) □ All b) □ Some * c) □ None of:						
1. Certified copies of the priority documents	have been received					
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in Application No.						
application from the international Bureau (PCT Rule 17.2(a))						
* See the attached detailed Office action for a list of the certified copies not received.						
achment(s) ☑ Notice of References Cited (PTO-892)	_					
Notice of Draftsperson's Patent Drawing Review (PTO-948)						
X Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  5) □ Notice of Informal Patent Application (PTO-152)						
atent and Trademark Office	6) Other:					
L-326 (Rev. 1-04)						

Art Unit: 2825

## **DETAILED ACTION**

 This office action is in response to application 10/602,570 and preliminary amendment filed on 06/24/2003. Claims 1 – 22 remain pending in the application.

## Claim Objection's

2. Claims listed below are objected to because of the following informalities:

Claim 1, line 1, change "logic circuits" to -a logic circuit-.

Claim 1, line 7, before "number" delete -the-.

Claim 1, line 7, change "variables to" to -variables of-

Claim 1, line 10, before "value" delete -a-.

Claim 2, line 6, before "circuit" insert -logic-

Claim 2, line 8, before "number" delete —the—.

Claim 4, line 5, before "number" delete —the—.

Claim 8, line 5, before "number" delete -the-.

Claim 13, line 9, before "number" delete —the—.

Claim 13, line 12, before "number" delete -the-

Claim 13, line 13, change "integer;" to -integer; and-

Claim 13, line 15, before "two-input" insert —the—.
Claim 13, line 15, before "gates" insert —AND and OR—.

Claim 13, line 16, before "value" delete -a-.

Claim 13, line 16 - 17, delete —between 3<sup>n</sup> and ... an integer—.

Claim 14, line 2, change "including steps of" to —including—.

Claim 15, line 2, change "including steps of" to —including—.

Claim 17, line 2, change "including steps of" to -including-

Appropriate correction is required.

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Application/Control Number: 10/602,570 Page 3

Art Unit: 2825

 Claims 1, 12 and 13 are rejected under 35 U.S.C. 102(a) as being unpatentable over IEEE paper entitled "Timing-Driven Logic Bi-Decomposition" authored by Cortadella.

- 5. <u>Cortadella</u> shows and teaches the following subject matter:
  - An <u>approach</u> (i.e., <u>process</u>) of finding <u>minimum-depth tree</u> (i.e., logic depth reduction) – [page 676, left column];
  - A <u>process</u> for <u>logic decomposition</u> (i.e., <u>logical operation</u>) of a logic circuit to achieve <u>tree-height reduction</u> based on a function <u>F = a AND (b OR (c AND (d OR (e AND (f OR (q AND h)))))</u> [page 676; Section II. Overview; Fig. 2(a)];
  - Selecting N (=8) as number of variables of the logic circuit [Fig. 2(a)];
  - Implementing the logic circuit with two-input gates (i.e., OR-gates and AND-gates) to a depth d = 4 between 2n and 2n + 2 [i.e., 2n ≤ d ≤ (2n + 2)] based on a value of N (i.e., N = 4) between 3<sup>n</sup> and 3<sup>n+1</sup> [i.e., 3<sup>n</sup> ≤ N ≤ 3<sup>n+1</sup>], where n = 1 [Fig. 2(d)].

For reference purposes, the explanations given above in response to Claim 1 are called [Response A] hereinafter.

- As to Claim 12, <u>Contadella</u> shows in Fig. 2 and teaches the subject matter in Section II. Overview.
- 7. As to Claim 13, in addition to reasons included in [Response A] given above, 
  <u>Cortadella</u> also teach that the <u>tree-height reduction</u> was originally proposed in the scope of optimizing compilers for generation of <u>code</u> in multiprocessor systems [Section II. Overview]. Notice that (1) the number of inputs N can be evaluated by a first computer code (2) the logic circuit with two-input AND and OR gates can be implemented using a second computer code.

Application/Control Number: 10/602,570

Art Unit: 2825

Page 4

## Allowable Subject Matter

7. Claims 2 – 11 and 14 – 22 are objected to as being dependent upon a rejected base claim, but they would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Those claims are allowed is because that the prior art does not teach or fairly suggest the following subject matter:

- A process of implementing a logic circuit for logical operations based on a function as recited in Claim 1 comprising a step of defining a <u>top portion</u> defining at least a <u>top level</u> of the of the logic circuit and having N inputs and N/3 outputs in combination with other limitations as recited in Claim 2;
- A process of implementing a logic circuit for logical operations based on a function as recited in Claim 1 comprising a step of transforming groups of three variables of the function into new groups having at most two variables each in combination with other limitations as recited in Claim 3;
- A process of implementing a logic circuit for logical operations based on a function as recited in Claim 1 comprising a step of, for a predetermined value of N, designing a first logic circuit having N 1 inputs and a pre-selected pattern of first and second gate type, the first logic circuit having a portion receiving I 1 most significant input where I is a smaller than N 1 in combination with other limitations as recited in Claim 7;
- The process of Claim 1 further including steps of <u>designing</u>, <u>setting</u> and <u>removing</u> as recited in Claim 11:
- A computer useable medium of Claim 13 further includes <u>third computer</u> <u>code</u>, <u>fourth computer code</u> and <u>fifth computer code</u> in combination with other limitations as recited in Claim 14:
- A computer useable medium of Claim 13 further includes <u>third computer</u> <u>code</u>, <u>fourth computer code</u>, <u>fifth computer code</u> and <u>sixth computer code</u> in combination with other limitations as recited in Claim 15;
- A computer useable medium of Claim 13 further includes <u>third computer code</u> and <u>fourth computer code</u> in combination with other limitations as recited in Claim 17;

Art Unit: 2825

A computer useable medium of Claim 13 further includes <u>third computer</u> <u>code</u>, <u>fourth computer code</u>, <u>fifth computer code</u> and <u>sixth computer code</u> in combination with other limitations as recited in Claim 20.

#### Conclusion

 Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sun J Lin whose telephone number is (571) 272 - 1899.
 The examiner can normally be reached on Monday-Friday 9:30AM - 6:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S Smith can be reached on (571) 272 - 1907. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Sun James Lin Patent Examiner Art Unit 2825 February 22, 2005

James Jun Kins